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Abstract—Nanoelectromechanical system (NEMS)-gate metal-
oxide-semiconductor ﬁeld effect transistor (MOSFET) and single-
electron transistor (SET) structures are investigated by combining
3-D design and SPICE simulation. First, the metal gate is simu-
lated by using a 3-D simulator, which enables to design realistic
3-D device structures, and its movement is studied for different
design parameters. It is demonstrated that a low stiffness design
of the structure is essential for a low-voltage actuation. Results are
compared with theoretical numerical simulation and a tunable
capacitor model is then embedded in a SPICE simulator and
coupled either with a transistor model for MOS-NEMS or with
a newly developed SET analytical model for SET-NEMS. It is
shown that the use of NEMS membrane can add new function-
alities to conventional MOSFET and SET, such as very abrupt
switching of the current, which can break theoretical limits of
MOSFET, or modulation of Coulomb oscillations governing SET
characteristics.
Index Terms—Analytical modeling, metal-oxide-semiconductor
ﬁeld effect transistor (MOSFET), movable gate, nanoelectrome-
chanical system (NEMS), single-electron transistor (SET), 3-D
modeling.
I. INTRODUCTION
A. Hybrid Circuits Emergence
H
YBRID circuits featuring single-electron transistors
(SETs), metal-oxide-semiconductor ﬁeld-electron-tran-
sistors (MOSFETs) and microelectromechanical systems/na-
noelectromechanical systems (MEMS/NEMS) are getting
increasing interest as very attractive candidates for future
low-power and multifunctional nanoscale ICs. Introduction of
nanoelectromechanical structures into conventional MOSFETs
and SETs may provide superb performance and numerous new
functionalities that are not achieved using present devices.
In this way, a combination of MEMS and solid-state MOS
transistor, which could act as a current switch or as a tunable
capacitor, was investigated based on numerical simulation and
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Fig. 1. Schematic of a conventional metal–metal capacitor.
analytical modeling [1], [2], and a very recent report experi-
mentallydemonstrateditsvirtues[3].Anotherrecentreportalso
proposed a design combining a nanoscale movable gate and a
transistor, which could lower the threshold voltage and enhance
the drive current [4]. Similarly, it has also been suggested that
variable NEMS capacitor could add new functionalities to
conventional SETs such as tunable capacitance [5]. Therefore,
the design of the movable gate is essential to achieve the
performance predicted by the numerical simulation. However,
it cannot be investigated in an efﬁcient manner if not modeled
in a 3-D context. In this work, we present different designs of
movable electrodes and report expected results based on 3-D
calculation and analytical modeling for both MOS-NEMS and
SET-NEMS architectures.
B. NEMS-Gate Devices Principle
TheNEMS-gatedevicesoperationisbasedontheprincipleof
theconventionalmetal–metalcapacitor,i.e.,amovabletopplate
suspended by hinges over a ﬁxed bottom plate, as it is depicted
in Fig. 1. By applying a voltage across these two plates, the sus-
pended plate starts to continuously move downwards under the
inﬂuence of the attractive electrostatic force which is in equilib-
rium with the elastic force
(1)
where is the plate displacement, the initial air-gap,
the overlap area, and the applied voltage between the
plates.
Thus, as the top plate deﬂects vertically, that is as in-
creases, the capacitance increases according to
(2)
If is increased to more than , the equilibrium
is broken because of the overwhelming electrostatic force,
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Fig. 2. 3-D simulation of a MOS-NEMS membrane with COMSOL [6].
resulting in the snap of the two plates, the theoretical pull-in
voltage being
(3)
II. MOSFETS WITH A NEMS-GATE
MOS-NEMS devices combine a MOS transistor and a metal
membrane suspended over its channel. One of the unique
characteristics of these devices is their superexponential de-
pendence of the inversion charge versus the gate voltage
in the subthreshold region, resulting of the ultra-abrupt
movement of the metal membrane. Such devices are expected
tobreak theoreticallimitsofthesolid-stateMOSFETsuch asits
subthreshold slope ideal limit of 60 mV/decade. Furthermore,
as well as abrupt current switch, applications as molecular or
high sensitive DNA sensors are imaginable.
A. 3-D Modeling
The model used to perform 3-D simulation in the Comsol
software[6]isdepictedinFig.2.Thegateismadeofaluminium
and is anchored by four arms on either side of the channel. Each
arm is 20 long and 3 large. The inversion layer, which
plays the role of the bottom plate of the conventional capacitor
switch,is modeledbya simpleclosed polylineinsideofwhicha
constant potential is applied, and has the same area as the metal
membrane does.
Fig. 3 shows the movement of the gate electrode for var-
ious device parameters: initial air gap, gate area, and gate thick-
ness. It is important to note that since COMSOL does not per-
form contact analysis, the simulation is stopped just before the
pull-in effect occurs. As expected by the theoretical formula
(3), the pull-in voltage decreases as the initial air-gap and the
gate thickness decrease, and as the gate area increases. One can
notably notice that the gate thickness has a very important ef-
fect on the membrane behavior. This result cannot be quantita-
tively provided by the 2-D theoretical model because the spring
constant is supposed to represent both the hinges design and
the gate stiffness at the same time. It suggests that to achieve
Fig. 3. MOS-NEMS membrane actuation for various parameters: initial
air-gap t , area A, thickness t.
a low enough pull-in voltage, it may be more efﬁcient to lower
the global stiffness of the structure (e.g., by designing appro-
priate hinges or by decreasing the gate thickness), rather than
increasing the gate area, which would be conveyed by space
waste and gate leakage.
B. Implementation in a Circuit Simulation
Electric behavior of the MOS-NEMS device can then be
studied by embedding these results in professional simulator
SmartSpice [7] by using its Verilog-A interface that allows us to
describe one’s own model. The device is divided in two parts:
the NEMS part, which describes the movable gate behavior,
and the MOS part, which describes the electrical characteristics
of the transistor itself.
However, 3-D calculated results are not signiﬁcant as things
are in the MOS-NEMS case, since the potential of the inver-
sion layer is considered as constant in this simulation, whereas
in reality, the capacitive divider created by the air-gap and the
channel oxide means the inversion layer has a feedback on the
gate movement according to the following equation:
(4)
where and are, respectively, the gate voltage and the
intrinsic gate voltage, and and are the gate-to-channel
capacitanceandtheair-gapcapacitance.Thiseffectresults inan
increase in the pull-in voltage.
Nevertheless, 3-D calculated results are used to reﬂect the
mechanical behavior of the gate. One can indeed calculate from
these results an equivalent spring constant that will take into
account not only the hinges design but also the structure stiff-
ness, and embed this constant in the theoretical 2-D model al-
ready mentioned. 3-D dependence of the equivalent spring con-
stant is shown in Fig. 4. Fig. 5 shows how the theoretical model
using the equivalent spring constant ﬁts to the 3-D calculated220 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 6, NO. 2, MARCH 2007
Fig. 4. 3-D dependence of the equivalent spring constant k with initial air-gap
t , area A, and thickness t.
Fig. 5. Reproduction of the theoretical model using the equivalent spring con-
stant (solid line) with the initial 3-D simulated results (dotted line).
results. The reproduction is quite good because the gate design
is very similar to the theoretical parallel-plate model.
Finally, the continuous expression of the gate-to-channel ca-
pacitance proposed in [1] is also used
(5)
where , , and , respectively, the oxide
anddepletioncapacitance, theintrisicthresholdvoltage,and
the thermal voltage.
Concerning the MOS part, BSIM model [8], available in
SmartSpice library, is used to describe the electrical character-
istics of the transistor. Note that the oxide thickness is supposed
to be equal to 40 nm.
The two parts are then combined in an usual SPICE netlist,
and the simulation is performed at low drain voltage
.
Fig. 6 shows that the abrupt movement of the gate results in
a switching of the MOSFET drain current. This suggests that
the steepest transition between on and off states of a conven-
tional MOSFET (60 mV/decade) can be improved by the use
of the NEMS-gate. However, it is important to note that the ex-
perimentally observed transition may strongly differ from the
onedepictedintheﬁguressincetheSPICEelectricalsimulation
does not take into account the mechanical limitations inherent
Fig. 6. MOS-NEMS drain current I versus gate voltage V (in log-lin scale)
at low drain voltage V =5 0m Vfor different structures.
to the displacement of the metal gate. As already mentioned,
the 3-D simulation is stopped just before the pull-in effect oc-
curs, preventing us to investigate the speed of the gate move-
ment. Nevertheless, according to simple mechanical consider-
ations, we can easily afﬁrm that the lower the stiffness of the
structure, the speediest the switching and as already told, the
lower the pull-in voltage. Thus, it is essential to achieve a struc-
ture as supple as possible for switching application. Another
handicap is the friction due to the air-gap between the gate and
the channel. One possible solution is to operate the device in
vacuum.
III. SINGLE-ELECTRON TRANSISTORS WITH A NEMS-GATE
The concept of a movable gate can be extended to the case
of the SET, as it was suggested in [5]. By tuning the gate ca-
pacitance of the SET, one can change the total island capaci-
tanceand, hence, control theperiodicity and the levelof thecur-
rent. NEMS-gate architectures could also enrich conventional
SETs with new functionalities such as threshold gate behavior
or abrupt current switching, and in a general manner, further
control of the device’s behavior.
A. Set Analytical Model
Simulation of hybrid circuits featuring SETs in a SPICE
environment is fairly difﬁcult because of the electrical char-
acteristics of SET that result from the Coulomb blockade
phenomenon. Accurate but time-consuming Monte Carlo sim-
ulations are not adapted to design realistic circuits featuring a
large number of components. Therefore, accurate SET analyt-
ical modelsare requiredto allowfaster simulations.Wepropose
a physically based compact SET analytical model for hybrid
simulation. This model is based on the “orthodox” theory of
single charge tunneling and the master equation method [10],
[11]. The model is veriﬁed against the simulated data from
Monte Carlo simulator CAMSET [9]. It describes accurately
SET characteristics for a wide range of drain to source voltages
( , where is the total island capacitance)
and temperatures . The proposed model
can also take the background charges effect into account. Fig. 7
shows the accuracy of our model for different values of drainPRUVOST et al.: 3-D DESIGN AND ANALYSIS OF FUNCTIONAL NEMS-GATE MOSFETS AND SETS 221
Fig. 7. I ￿V veriﬁcation of our model for symmetric device with C =
0:2a F, C = C =0 :15 aF, and R = R =1M ￿at T =1 7 3K . Here,
the dotted line represents master equation simulation (CAMSET) [9] and solid
line represents our model.
Fig. 8. I ￿ V veriﬁcation of our model at different temperature levels
for symmetric device with C =2a F , C = C =1a F , and R = R =
1M ￿ . Here, the dotted line represents master equation simulation (CAMSET)
[9] and solid line represents our model.
to source voltages. Fig. 8 shows several drain currents
obtained at different temperature levels (from 50 to 500 K),
with and without background charge. Impact of
temperature on the Coulomb blockade can be clearly seen: it
disappears when the temperature increases. It can be noted that
our model is in perfect accordance with CAMSET simulation.
Actually, the domain of validity of our model does not depend
on the temperature (until 500 K). We also veriﬁed it for several
capacitances values, and the same performances were observed.
Our model has been validated until . To the
best of our knowledge, the best analytical model reported until
now is the MIB model [5] which is valid for
but only for low temperatures .
B. 3-D Modeling
Fig. 9 shows the beam structure used to simulate the gate.
It is made of aluminium and is suspended over the substrate.
A nanowire SET (70 nm 2 ) is designed under the beam,
but for simpliﬁcation, its potential is considered as constant. It
is worth noting that, contrary to the case of MOS-NEMS, the
Fig. 9. 3-D simulation of a SET-NEMS beam with COMSOL [6].
Fig. 10. SET-NEMS gate actuation according to the actuated electrode.
two facing actuation electrodes, i.e., the gate electrode and the
buried electrode, do not have the same area. Because of this dis-
symmetry, the gate behavior will be different according to the
electrode which is chosen as actuation electrode, as shown in
Fig. 10. It can be assumed that a lower pull-in voltage is needed
when the movable gate is actuated because of its wider area
which contributes more to the electrostatic force. Fig. 11 shows
electrostatic actuations for different parameters: initial air-gap,
gate length, gate thickness, and gate material (one layer Al, or
twolayersAl/ ).Aspredictedbythetheoreticalformula(3),
the pull-in voltage decreased as the initial air-gap or the thick-
nessdecreasesandasthelengthincreases.Itisworthnotingthat
the equilibrium region can be extended beyond the theoretical
value by the use of a layer underneath a thin con-
ductivelayer(inthiscase,a50-nm-thinaluminiumlayer),tothe
price of a substantial increase in the pull-in voltage, due to the
in-series connection of the oxide and gap capacitances.
Another studied structure, similar to the one originally pro-
posed in [12], is depicted in Fig. 12. In order to compare with
the previous beam structure, hinge width is taken as half of the
beamwidth,sothatthecontributionofthehingestothestiffness
ofthestructureremainsapproximatelythesameasinthecaseof
the beam. The total overlap area is then doubled or quadrupled,
and the simulation is performed by actuating the buried elec-
trode, the movable gate remaining grounded. Results are shown
in Fig. 13. It is interesting to notice that in this case, the pull-in
voltage decreases in a quasi-inversely proportional manner with222 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 6, NO. 2, MARCH 2007
Fig. 11. SET-NEMS gate actuation for various parameters: initial air-gap
t , gate area A, thickness t, and material.
Fig. 12. 3-D simulation of a SET-NEMS movable gate with COMSOL [6].
Fig. 13. SET-NEMS gate actuation for different overlap areas.
the square root of the gate area, as suggested by the theoret-
ical formula (3), even though the design of the structure differs
from the parallel-plate theory. It can be assumed that the sur-
face ofthegatenotvis-a-vistheburiedelectrode(i.e., thebridge
and the hinges) has only little inﬂuence on the evolution when
increasing the area in this manner. Moreover, it also suggests
that an unreasonable increase in area is not efﬁcient to achieve
Fig. 14. (a) Electrical equivalent circuit of SET-NEMS device. (b) Displace-
ment of the movable gate (G2) (left axis) and corresponding capacitance C
(right axis) versus actuation voltage V ￿ V .
Fig. 15. SET-NEMS drain to source current I versus gate 1 voltage V .
SET device parameters are C =0 :15 aF, C = C =0 :1a Fand R =
R =1M ￿ , V =0V , V =0 :03 V at T = 173 K.
a pull-in voltage less than , since an area of 80 , i.e.,
20 times larger than the initial one, would be needed in this con-
ﬁguration.
C. Implementation in a Circuit Simulation
Electrical behavior of the device is then investigated by
coupling the 3-D calculated results and the proposed analytical
modelinSmartSpice.Thedevicecorrespondingtotheelectrical
equivalent circuit depicted in Fig. 14(a) is studied. It possesses
two gates: a buried gate , that acts as a normal gate, and a
movable gate , which is the one depicted in Fig. 12. This
gate has a total overlaparea of 16 with theburied electrode
and enables it to tune the total island capacitance of the
SET. Its displacement is modeled by using an empirical poly-
nomial and embedded thanks to Verilog-A. The displacement
of the gate and the corresponding capacitance is shown in
Fig. 14(b). is simply calculated as equal to the in-series
connection of and , respectively, corresponding to the
air-gap capacitance and to the oxide capacitance of a supposed
20-nm-thin layer covering the region underneath the movable
gate.
AsshowninFigs.15and16,thedraincurrentoscillationscan
be modulated either in periodicity or in level by switching the
gate.When considering theevolutionofthe draincurrentversus
the buried gate voltage, only the level of the drain current
is changed when the gate is switched as depicted in Fig. 15, the
periodicity of the oscillations remains the same. This is due toPRUVOST et al.: 3-D DESIGN AND ANALYSIS OF FUNCTIONAL NEMS-GATE MOSFETS AND SETS 223
Fig. 16. SET-NEMS drain to source current I versus gate 2 voltage, V .
SET device parameters are C =0 :15 aF, C = C =0 :1a Fand R =
R =1M ￿ , V =0 :2Vat T =1 7 3K .
Fig. 17. SET-NEMS drain to source current I versus buried electrode
voltage V (in log-lin scale). SET device parameters are C =0 :15 aF,
C = C =0 :1a Fand R = R =1M ￿ , V =0 :03 V, V =0V ,
V =0 :03 V at T = 173 K.
Fig. 18. (a) Schematic of a SET-NEMS inverter whose inversion threshold can
be switched between two values. (b) Switching of the inversion threshold. Here,
parameters of SET devices are C =3a F , C = C =1a Fand R =
R =1M ￿ , C can be switched between 0.5 aF and 1 aF (i.e., 1=6C and
1=3C ), V =0 :02 V, C =1f Fat T =1 0K .
the fact that the period is equal to in this case. However,
if the movable gate is activated, the periodicity of the os-
cillations, then equal to , can be switched between two
different values. Such periodicity encoding of the current could
be used in a communication system to get rid of the unwanted
backgroundchargeeffect.Anotherinterestingfeatureofthisde-
vice is that the current level can also be controlled as shown in
Fig. 17, so that the device can also be used as a current switch
when the electrode is actuated. However, the current capa-
bility remains low, inherently to the SET characteristics.
Design of logic circuits of a new type could also be thought
up. For example, threshold voltage adjustable inverters can be
designed, as shown in Fig. 18(a). According to the voltage ap-
plied to the buried electrode , the capacitance can be
switched between two values, and , so that the
inversion threshold of the inverter consequently switches be-
tween and [Fig. 18(b)]. Generally, SET-
NEMS could be integrated in multifunctional neuron cells able
toinvolveonlyveryfewdevices,andneuralnetworksinheriting
at the same time the SET ultra-low power consumption.
IV. CONCLUSION
We have studied both NEMS-gate MOSFET and SET struc-
tures by combining 3-D design and a newly developed SET an-
alytical model. Our hybrid simulation has enabled us to inves-
tigate new functionalities that could be added to conventional
MOSFET and SET such as very abrupt current switching, and
in a general manner further control of the device’s behavior.
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